Sign up for our newsletter!
Your data will be handled in compliance with our privacy policy.
Your data will be handled in compliance with our privacy policy.
Research paper published in the proceedings of 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), 2019, pp. 1870-1876.
Complete on-chip fully solid-state 3D integrated capacitors using vertically aligned carbon nanofibers as electrodes to provide a large 3D surface in a MIM configuration have been manufactured and characterized in terms of capacitance per device footprint area, equivalent series resistance (ESR), breakdown voltage and leakage current. The entire manufacturing process of the capacitors is completely CMOS compatible, which along with the low device profile of about 4 μm makes the devices readily available for integration on a CMOS-chip, in 3D stacking, or redistribution layers in a 2.5D interposer technology. Capacitances of 200 nF/mm2 , ESR of about 100 mΩ, breakdown voltages of 25 V and leakage current of the order of 0.004 A/F have been measured.
Your data will be handled in compliance with our privacy policy.